Senior Verification Engineer
חסוי
פורסם לפני 3 ימים
- תל אביב - יפו
- משרה מלאה
- עבודה היברידית
- לא צוין שכר
תיאור המשרה:
Responsible for the full life cycle of verification, from verification planning to test execution, to collecting and analyzing coverage.
Develop a constrained-random verification environment using UVM.
Work closely with architecture & Design teams.
Initiate and implement flow and environment improvements to scale with growing project complexity.
Work closely with Verification teams to enable smooth execution and high quality.
Develop a constrained-random verification environment using UVM.
Work closely with architecture & Design teams.
Initiate and implement flow and environment improvements to scale with growing project complexity.
Work closely with Verification teams to enable smooth execution and high quality.
דרישות המשרה:
BSc/ MSc in Electrical Engineering or Computer Science
At least 5 years of experience in verification
Knowledge in design and verification tools and methodologies
Knowledge of UVM System Verilog.
Knowledge in Unix-based environments.
Developed UVM environments from scratch
Excellent communication and problem-solving skills.
Thinks outside the box - finds creative solutions for complicated tasks.
At least 5 years of experience in verification
Knowledge in design and verification tools and methodologies
Knowledge of UVM System Verilog.
Knowledge in Unix-based environments.
Developed UVM environments from scratch
Excellent communication and problem-solving skills.
Thinks outside the box - finds creative solutions for complicated tasks.
מעבר למשרות דומות בתחומים:
משרה מספר 9359306
הגדילו את החשיפה שלכם למגייסים עם מנוי ProJobs
אלפי מגייסים מחפשים אתכם במאגר הפרופילים בג'וב מאסטר, הגדילו את החשיפה שלכם עד פי 4 באמצעות מנוי ProJobs
ניתן לבטל את המנוי בכל עת